RC5 algorithm implemented in hardware on an FPGA. The algorithm is implemented on a Xilinx Zynq-7000 AP SoC XC7Z020-CLG484-1 found on the ZedBoard but does not use IP cores and can be implemented on any other FPGA.
mmattioli/rc5
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|